

# Computer Architecture Lab

Xiaohong Jiang

College of Computer Science




# Prerequisite

- ❑ Lab for Fundamentals of Logic and Computer Design
- ❑ Lab for Organization
- ❑ Lab environment:
  - ❑ FPGA board: [Xilinx Spartan-3E](#)
  - ❑ Software: [Xilinx ISE 10.1i](#)
  - ❑ HDL: [Verilog](#)

# Lab Objective

- Learn the operation of Spartan3E Board and the usage of ISE.
- Understand the principle of the pipelined CPU and MIPS instructions.
- Design the pipelined CPU that can execute 31 MIPS instructions correctly on Spartan3E board step by step according to the project tutorial.

# Data path and control unit



# Schedule

- Lab 1). Warmup Run you multiple-cycle CPU on 3E board. Try to add one new branch instruction.
- Lab 2). 5-stage pipelined CPU with 15 MIPS instructions (only required to execute in pipeline).
- Lab 3). Implementing "stall" when have hazards so that CPU can execute program correctly.
- Lab 4). Implementing "forwarding paths" to make CPU run faster.
- Lab 5). The whole CPU with 31 instructions. Adding the other 16 instructions and implementing total 31 MIPS instructions in your pipelined CPU, which solves control hazard with predict-not-taken policy.

# 15 common used MIPS instructions

MIPS Instructions							Operations
Bit #	[31..26]	[25..21]	[20..16]	[15..11]	[10..06]	[05..00]	
R-type	op	rs	rt	rd	sa	func	
add	000000	rs	rt	rd	00000	100000	rd $\leftarrow$ rs + rt; PC $\leftarrow$ PC + 4
sub	000000	rs	rt	rd	00000	100010	rd $\leftarrow$ rs - rt; PC $\leftarrow$ PC + 4
and	000000	rs	rt	rd	00000	100100	rd $\leftarrow$ rs & rt; PC $\leftarrow$ PC + 4
or	000000	rs	rt	rd	00000	100101	rd $\leftarrow$ rs   rt; PC $\leftarrow$ PC + 4
sll	000000	00000	rt	rd	sa	000000	rd $\leftarrow$ rt $\ll$ sa; PC $\leftarrow$ PC + 4
srl	000000	00000	rt	rd	sa	000010	rd $\leftarrow$ rt $\gg$ sa (logical); PC $\leftarrow$ PC + 4
sra	000000	00000	rt	rd	sa	000011	rd $\leftarrow$ rt $\gg$ sa (arithmetic); PC $\leftarrow$ PC + 4
I-type	op	rs	rt	immediate			
addi	001000	rs	rt	immediate			rt $\leftarrow$ rs + (sign_extend)immediate; PC $\leftarrow$ PC + 4
andi	001100	rs	rt	immediate			rt $\leftarrow$ rs & (zero_extend)immediate; PC $\leftarrow$ PC + 4
ori	001101	rs	rt	immediate			rt $\leftarrow$ rs   (zero_extend)immediate; PC $\leftarrow$ PC + 4
lw	100011	rs	rt	immediate			rt $\leftarrow$ memory[rs + (sign_extend)immediate]; PC $\leftarrow$ PC + 4
sw	101011	rs	rt	immediate			memory[rs + (sign_extend)immediate] $\leftarrow$ rt; PC $\leftarrow$ PC + 4
beq	000100	rs	rt	immediate			if (rs == rt) PC $\leftarrow$ PC + 4 + (sign_extend)immediate $\ll$ 2; else PC $\leftarrow$ PC + 4
bne	000101	rs	rt	immediate			if (rs != rt) PC $\leftarrow$ PC + 4 + (sign_extend)immediate $\ll$ 2; else PC $\leftarrow$ PC + 4
J-type	op	address					
j	000010	address					PC $\leftarrow$ (PC+4)[31..28],address $\ll$ 2

# Pipelined CPU supporting execution of 31 MIPS instructions

MIPS Instructions								
Bit #	31..26	25..21	20..16	15..11	10..6	5..0	Operations	
R-type	op	rs	rt	rd	sa	func		
<b>add</b>	000000	rs	rt	rd	00000	100000	rd = rs + rt; with overflow	PC+=4
<b>addu</b>		rs	rt	rd	00000	100001	rd = rs + rt; without overflow	PC+=4
<b>sub</b>		rs	rt	rd	00000	100010	rd = rs - rt; with overflow	PC+=4
<b>subu</b>		rs	rt	rd	00000	100011	rd = rs - rt; without overflow	PC+=4
<b>and</b>		rs	rt	rd	00000	100100	rd = rs & rt;	PC+=4
<b>or</b>		rs	rt	rd	00000	100101	rd = rs   rt;	PC+=4
<b>xor</b>		rs	rt	rd	00000	100110	rd = rs ^ rt;	PC+=4
<b>nor</b>		rs	rt	rd	00000	100111	rd = ~(rs   rt);	PC+=4
<b>slt</b>		rs	rt	rd	00000	101010	if(rs < rt)rd = 1; else rd = 0; <(signed)	PC+=4
<b>sltu</b>		rs	rt	rd	00000	101011	if(rs < rt)rd = 1; else rd = 0; <(unsigned)	PC+=4
<b>sll</b>		00000	rt	rd	sa	000000	rd = rt << sa;	PC+=4
<b>srl</b>		00000	rt	rd	sa	000010	rd = rt >> sa (logical);	PC+=4
<b>sra</b>		00000	rt	rd	sa	000011	rd = rt >> sa (arithmetic);	PC+=4
<b>sllv</b>		rs	rt	rd	00000	000100	rd = rt << rs;	PC+=4
<b>srlv</b>		rs	rt	rd	00000	000110	rd = rt >> rs (logical);	PC+=4
<b>srav</b>		rs	rt	rd	00000	000111	rd = rt >> rs(arithmetic);	PC+=4
<b>jr</b>	rs	00000	00000	00000	001000		PC=rs	

# Pipelined CPU supporting execution of 31 MIPS instructions

MIPS Instructions							
Bit #	31..26	25..21	20..16	15..11	10..6	5..0	Operations
<b>I-type</b>	op	rs	rt	immediate			
<b>addi</b>	001000	rs	rt	imm			rt = rs + (sign_extend)imm; with overflow PC+=4
<b>addiu</b>	001001	rs	rt	imm			rt = rs + (sign_extend)imm; without overflow PC+=4
<b>andi</b>	001100	rs	rt	imm			rt = rs & (zero_extend)imm; PC+=4
<b>ori</b>	001101	rs	rt	imm			rt = rs   (zero_extend)imm; PC+=4
<b>xori</b>	001110	rs	rt	imm			rt = rs ^ (zero_extend)imm; PC+=4
<b>lui</b>	001111	00000	rt	imm			rt = imm << 16; PC+=4
<b>lw</b>	100011	rs	rt	imm			rt = memory[rs + (sign_extend)imm]; PC+=4
<b>sw</b>	101011	rs	rt	imm			memory[rs + (sign_extend)imm] <-- rt; PC+=4
<b>beq</b>	000100	rs	rt	imm			if (rs == rt) PC+=4 + (sign_extend)imm <<2; PC+=4
<b>bne</b>	000101	rs	rt	imm			if (rs != rt) PC+=4 + (sign_extend)imm <<2; PC+=4
<b>slti</b>	001010	rs	rt	imm			if (rs < (sign_extend)imm) rt = 1 else rt = 0; less than signed PC+=4
<b>sltiu</b>	001011	rs	rt	imm			if (rs < (zero_extend)imm) rt = 1 else rt = 0; less than unsigned PC+=4
<b>J-type</b>	op	address					
<b>j</b>	000010	address					PC = (PC+4)[31..28],address<<2
<b>jal</b>	000011	address					PC = (PC+4)[31..28],address<<2 ; \$31 = PC+4



# Grading 32% in all

- Participation 4%
- Lab1-5: 4%, 6%, 5%, 5%, 8%
- 5 Lab reports
  - Lab result 60%, report 40%
- Alternative Lab5 (have decided yet)
  - Implement a pipelined LC3

# How to do Lab ?

- You are highly encouraged to do the lab assignment in group of 2 students, but you need to write and **submit your lab report all by yourself.**
- Lab report template will be uploaded to the course website.

# Lab report submission:

- Submit your lab report to the course website into the lab directory naming in [StID\\_name\\_lab1.doc](#), ..., [StID\\_name\\_lab4.doc](#), and [StID\\_name\\_lab5.rar](#) including [StID\\_name\\_lab5.doc](#) **and your lab work directory.**
- Submission deadline will be announced on course website.